

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN APG-CRM/07/3068 Notification Date 11/05/2007

TDA7564B FAMILY: DESIGN CHANGE

CRM - CAR RADIO & MULTIMEDIA DIV

Table 1. Change Identification

Product Identification (Product Family/Commercial Product)	TDA7564B, TDA7564BH, TDA7564BPD, TDA7564BPDTR		
Type of change	Product design change		
Reason for change	Diagnostic improvement		
Description of the change	Metal change from DA to DB version for diagnostic improvement in case of multiple output misconnection (simultaneous open load and output short to ground occurrence).		
Product Line(s) and/or Part Number(s)	See attached		
Description of the Qualification Plan	See attached		
Change Product Identification	"DB" marked on the part		
Manufacturing Location(s)	1]Carrollton 6"		

Table 2. Change Implementation Schedule

Forecasted implementation date for change	31-Jan-2008
Forecasted availability date of samples for customer	15-Nov-2007
Forecasted date for STMicroelectronics change Qualification Plan results availability	05-Nov-2007
Estimated date of changed product first shipment	29-Feb-2008

47/.

Customer Part numbers list	
Qualification Plan results	

Customer Acknowledgement of Receipt	PCN APG-CRM/07/3068
Please sign and return to STMicroelectronics Sales Office	Notification Date 11/05/2007
□ Qualification Plan Denied	Name:
□ Qualification Plan Approved	Title:
	Company:
□ Change Denied	Date:
□ Change Approved	Signature:
Remark	

47/.

DOCUMENT APPROVAL

Name	Function	
Pengo, Tullio	Division Marketing Manager	
Cassani, Fabrizio	Division Product Manager	
Mercandelli, Laura	Division Q.A. Manager	



TDA7564B FAMILY: DESIGN CHANGE

WHAT:

We are going to put in production a revision of TDA7564B family aimed at improving diagnostic in case of multiple output misconnection (simultaneous open load and output short to ground occurrence).

The above is done through a metal fix (from the actual DA version to DB version). The change will be fully visible through the reference "DB" marked on the part next to the marking area.

WHY:

Product improvement.

HOW:

Here enclosed you find the qualification report RR 0117.07.CS2039 that qualifies the new product revision (rev. DB). The latest revision of the datasheet is attached as well.

WHEN:

We are ready to deliver the new version of TDA7564B from end February 08.



RELIABILITY REPORT

TDA7564B

Quad Power Amplifier

Author: Daniele Bini

Approved: Giacomo Burrone

Date: Castelletto, July 17, 2007

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	RELIABILITY EVALUATION OVERVIEW					
			CTIVES			
			LUSION			
			HARACTERISTICS			
			CE DESCRIPTION	Will Talling T		
			(Diagram			
			TRUCTION NOTE			
			Wafer fabrication information			
			Assembly information			
3			TY TESTS RESULTS			
			BILITY TEST PLAN AND RESULTS SUMMARY			



1 RELIABILITY EVALUATION OVERVIEW

1.1 Objectives

The purpose of this document is to describe the reliability qualification trials and the results carried out on the TDA7564B product assembled in package FW25 package.

1.2 Conclusion

TDA7564B has improved the robustness against double fault as open load plus short to ground conditions.

The design improvements have been done by metal rerouting; therefore all reliability tests performed on TDA7564B-UD28DA (RR 0034.06.2039) also cover the UD28DB version.

In agreement with Q100 spec. ESD, LU and electrical characterization has been performed with positive results.

- HBM ±2kV and MM ±200V models were applied without failures.
- Injection current and over-voltage models were applied and no failures have been detected.
- electrical characterization on TDA7564B device fulfills the product specification

Based on the overall results, from the reliability point of view, the evaluation of TDA7564B device has been positively completed.



2 DEVICE CHARACTERISTICS


2.1 Device description

Features

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- New Hi-efficiency (class SB)
- High output power capability 4x28W/4Ω @
 14.4V, 1KHz, 10% THD, 4x50W max, power
- Max. output power 4x72W/2Ω
- Full I²C bus driving:
 - St-by
 - Independent front/rear soft play/mute
 - Selectable gain (for low noise line output function)
 - High efficiency enable/disable
 - I²C bus digital diagnostics (including AC and DC load detection)
- Full fault protection
- DC offset detection
- Four independent short circuit protection
- Clipping detector (2%/10%)
- Linear thermal shutdown with multiple thermal warning
- ESD protection

Description

The TDA7564B is a new BCD technology QUAD BRIDGE type of car radio amplifier in




Flexiwatt25/PowerSO36 package specially intended for car radio applications.

Thanks to the DMOS output stage the TDA7564B has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets.

The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions. This device is equipped with a full diagnostics array that communicates the status of each speaker through the I²C bus.



2.2 Block Diagram





2.3 Construction note

2.3.1 Wafer fabrication information

Internal name:	UD28DBH [UK28DBH]
Diffusion process:	BCD5S
Diffusion plant:	CRN
Wafer size [inches]:	6"
Wafer thickness [µm]:	375
Die sizes [mm²]:	6000 x 4790
Passivation:	PSG+SiON+PIX
Back finishing:	Cr/Ni/Au
Pad Metallization[µm]:	AlSiCu: 0.4um+0.8um+3um

2.3.2 Assembly information

_				
Package line:	FW25			
Assembly plant:	Malta			
Wires [mils]:	2 mils, Cu			
Resin:	SUMITOMO 6300HW			
Die Attach:	Pb/Ag/Sn 97.5/1.5/1			
Frame Material	Cu			
Lead Finishing:	Pure tin			



3 RELIABILITY TESTS RESULTS

Test Name	Description	Purpose	
	The device is stressed in dynamic configuration,	To simulate the worst-case application stress	
HTOL	approaching the operative max. ratings in terms	conditions. The typical failure modes are related	
HIOL	of junction temperature, load current, internal	to electromigration, wire-bonds degradation, oxide	
	power dissipation.	faults.	
	The device is submitted to a high voltage peak on	To classify the device according to his	
ESD	all his pins simulating ESD stress according to	susceptibility to damage or degradation by	
	different simulation models.	exposure to electrostatic discharge.	
	The device is submitted to a direct current		
LU	forced/sinked into the input/output pins. Removing	To verify the presence of bulk parasitic effect	
LU	the direct current no change in the supply current	inducing latch-up.	
	must be observed.		



Test Name	Description	Purpose		
ТС	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.		
AC	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.		
ТНВ	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence		
НТЅ	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding		



3.1 Reliability test plan and results summary

Here the tests plan and the results summary.

ESD & LU Characterization on TDA7564B

	TDA7563B				
Test	Conditions	Sample Size	Duration	Failure	Note
Ech	HBM ±2kV [R=1.5kΩ, <i>C</i> =100pF]	6	-	0	•
ESD	MM ±200V [R=0Ω, C=200pF]	6	-	0	
	Injection current (Inom±100mA)	6	4-	0	-
LU	Overvoltage (Vs≥24V)	4		0	



TDA7564B


4 x 50W multifunction quad power amplifier with built-in diagnostics features

Features

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- New Hi-efficiency (class SB)
- High output power capability 4x28W/4Ω @
 14.4V, 1KHz, 10% THD, 4x50W max, power
- Max. output power 4x72W/2Ω
- Full I²C bus driving:
 - St-by
 - Independent front/rear soft play/mute
 - Selectable gain (for low noise line output function)
 - High efficiency enable/disable
 - I²C bus digital diagnostics (including AC and DC load detection)
- Full fault protection
- DC offset detection
- Four independent short circuit protection
- Clipping detector (2%/10%)
- Linear thermal shutdown with multiple thermal warning
- ESD protection

Description

The TDA7564B is a new BCD technology QUAD BRIDGE type of car radio amplifier in



Flexiwatt25/PowerSO36 package specially intended for car radio applications.

Thanks to the DMOS output stage the TDA7564B has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets.

The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions. This device is equipped with a full diagnostics array that communicates the status of each speaker through the I²C bus.

Table 1. Device summary

Order code	Package	Packing
TDA7564B	Flexiwatt25 (vertical)	Tube
TDA7564BH	Flexiwatt25 (horizontal)	Tube
TDA7564BPD	PowerSO36	Tube
TDA7564BPDTR	PowerSO36	Tape and reel

Contents TDA7564B

Contents

1	Bloc	k diagra	ms and application circuit .	 6
2	Pins	descrip	tion	 7
3	Elect	trical sp	ecifications	 8
	3.1	Absolut	e maximum ratings	 8
	3.2	Therma	l data	 8
	3.3	Electric	al characteristics	 8
	3.4	Electric	al characteristics curves	 11
4	Diag	nostics	functional description	 14
	4.1	Turn-or	diagnostic	 14
	4.2	Permar	ent diagnostics	 16
	4.3	Output	DC offset detection	 17
	4.4	AC dia	nostic	 17
5	Multi	ple faul	s	 19
	5.1	Faults a	vailability	 19
6	Ther	mal pro	ection	 20
	6.1	I2C pro	gramming/reading sequences .	 20
7	Fast	muting		 21
8	I ² C E	Bus inter	face	 22
		8.0.1	Data validity	 22
		8.0.2	Start and stop conditions	 22
		8.0.3	Byte format	 22
		8.0.4	Acknowledge	 22
9	Softv	ware spe	cifications	 24
10	Exan	nples of	bytes sequence	 29

TDA/564B	Co	ntents
11	Package information	30
12	Revision history	33

****\

List of tables TDA7564B

List of tables

Table 1.	Device summary	. 1
Table 2.	Absolute maximum ratings	. 8
Table 3.	Thermal data	. 8
Table 4.	Electrical characteristics	. 8
Table 5.	Double fault table for turn-on diagnostic	19
Table 6.	Chip address:	
Table 7.	IB1	
Table 8.	IB2	
Table 9.	DB1	
Table 10.	DB2	
Table 11.	DB3	27
Table 12.		
Table 13.	Document revision history	33

TDA7564B List of figures

List of figures

Figure 1.	Block diagram	. 6
igure 2.	Application circuit	
igure 3.	Flexiwatt25 pins connection diagram (top of view)	. 7
igure 4.	PowerSO36 (slug-up) pins connection diagram (top of view)	. 7
igure 5.	Quiescent current vs. supply voltage	11
igure 6.	Output power vs. supply voltage (4W)	11
igure 7.	Output power vs. supply voltage (2W)	11
igure 8.	Distortion vs. output power (4W, STD)	11
igure 9.	Distortion vs. output power (4Ω , HI-EFF)	12
igure 10.	Distortion vs. output power (2 Ω , STD)	12
Figure 11.	Distortion vs. frequency (4W)	12
igure 12.	Distortion vs. frequency (2W)	12
igure 13.	Crosstalk vs. frequency	12
igure 14.	Supply voltage rejection vs. freq	12
igure 15.	Power dissipation and efficiency vs. output power (4W, STD, SINE)	13
Figure 16.	Power dissipation and efficiency vs. output power (4Ω , HI-EFF, SINE)	13
igure 17.	Power dissipation vs. average output power (audio program simulation, 4W)	13
Figure 18.	Power dissipation vs. average output power (audio program simulation, 2W)	13
Figure 19.	Turn - on diagnostic: working principle	
igure 20.	SVR and output behavior (Case 1: without turn-on diagnostic)	14
igure 21.	SVR and output pin behavior (Case 2: with turn-on diagnostic)	15
igure 22.	Short circuit detection thresholds	15
igure 23.	Load detection thresholds - high gain setting	15
igure 24.	Load detection threshold - low gain setting	15
igure 25.	Restart timing without Diagnostic Enable (Permanent)	16
igure 26.	Restart timing with Diagnostic Enable (Permanent)	16
igure 27.	Current detection high: Load impedance Z vs. output peak voltage	
Figure 28.	Current detection low: Load impedance Z vs. output peak voltage	18
Figure 29.	Thermal foldback diagram	
Figure 30.	Data validity on the I2C Bus	
Figure 31.	Timing diagram on the I2C Bus	
igure 32.	Acknowledge on the I2C Bus	
igure 33.	Flexiwatt25 (horizontal) mechanical data and package dimensions	
igure 34.	Flexiwatt25 (vertical) mechanical data and package dimensions	
Figure 35	PowerSO36 (slug up) mechanical data and package dimensions	30

1 Block diagrams and application circuit

Figure 1. Block diagram





Figure 2. Application circuit



577

TDA7564B Pins description

2 Pins description

Figure 3. Flexiwatt25 pins connection diagram (top of view)





Figure 4. PowerSO36 (slug-up) pins connection diagram (top of view)



577

3 Electrical specifications

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{op}	Operating supply voltage	18	٧
V _S	DC supply voltage	28	V
V _{peak}	Peak supply voltage (for t = 50ms)	50	V
V _{CK}	CK pin voltage	6	٧
V _{DATA}	Data pin voltage	6	V
Io	Output peak current (not repetitive t = 100ms)	8	Α
Io	Output peak current (repetitive f > 10Hz)	6	Α
P _{tot}	Power dissipation T _{case} = 70°C	85	W
T _{stg} , T _j	Storage and junction temperature	-55 to 150	°C

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	PowerSO	Flexiwatt	Unit
R _{th j-case}	Thermal resistance junction to caseMax.	1	1	°C/W

3.3 Electrical characteristics

Refer to the test circuit, V_S = 14.4V; R_L = 4 Ω ; f = 1KHz; G_V = 30dB; T_{amb} = 25°C; unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
Power amplifier							
Vs	Supply voltage range		8		18	V	
I _d	Total quiescent drain current			170	300	mA	
D	Output power	Max. power (V _S = 15.2V, square wave input (2Vrms))		50		W	
P _O		THD = 10% THD = 1%	25 20	28 22		W W	
		1	1	1	1		

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Po	Output power	$R_L = 2\Omega$; EIAJ ($V_S = 13.7V$) $R_L = 2\Omega$; THD 10% $R_L = 2\Omega$; THD 1% $R_L = 2\Omega$; MAX POWER	55 40 32 60	68 50 40 75		W W W
THD	Total harmonic distortion	P_O = 1W to 10W; STD MODE HE MODE; P_O = 1.5W HE MODE; P_O = 8W G_V = 12dB; STD Mode		0.02 0.015 0.15	0.1 0.1 0.5	% % %
		$V_O = 0.1$ to 5VRMS		0.02	0.05	%
C _T	Cross talk	$f = 1KHz$ to $10KHz$, $R_g = 600\Omega$	50	60		dB
R _{IN}	Input impedance		60	100	130	ΚΩ
G _{V1}	Voltage gain 1		25	26	27	dB
∆G _{V1}	Voltage gain match 1		-1		1	dB
G _{V2}	Voltage gain 2		11	12	13	dB
∆G _{V2}	Voltage gain match 2		-1		1	dB
E _{IN1}	Output noise voltage 1	$R_g = 600\Omega$ 20Hz to 22kHz		35	100	μV
E _{IN2}	Output noise voltage 2	$R_g = 600\Omega$; $GV = 12dB$ 20Hz to 22kHz		12	30	μV
SVR	Supply Voltage Rejection	$f = 100Hz$ to $10kHz$; $V_r = 1Vpk$; $R_g = 600\Omega$	50	60		dB
BW	Power bandwidth		100			KHz
A _{SB}	Stand-by attenuation		90	110		dB
I _{SB}	Stand-by current	$V_{\text{st-by}} = 0$		25	50	μΑ
A _M	Mute attenuation		80	100		dB
V _{OS}	Offset voltage	Mute & Play	-100	0	100	mV
V _{AM}	Min. supply mute threshold		6.5	7	8	V
CMRR	Input CMRR	$V_{CM} = 1Vpk-pk; Rg = 0 \Omega$		55		dB
T _{ON}	Turn ON Delay	D2/D1 (IB1) 0 to 1		20	40	ms
T _{OFF}	Turn OFF Delay	D2/D1 (IB1) 1 to 0		20	40	ms
CD _{LK}	Clip det high leakage current	CD off		0	5	μА
CD _{SAT}	Clip det sat. voltage	CD on; I _{CD} = 1mA		150	300	mV
CD	Olin det TUD level	D0 (IB1) = 1	5	10	15	%
CD _{THD}	Clip det THD level	D0 (IB1) = 0	1	2	3	%

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Turn on c	liagnostics 1 (Power amplifier me	ode)				
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)				1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to $V_{\rm S}$)		Vs -1.2			V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	Power Amplifier in st-by	1.8		Vs -1.8	V
Lsc	Shorted load det.				0.5	Ω
Lop	Open load det.	-	85			Ω
Lnop	Normal load det.		1.5		45	Ω
Turn on o	diagnostics 2 (Line driver mode)					
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power Amplifier in st-by			1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to VS)		Vs -1.2			V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).		1.8		Vs -1.8	V
Lsc	Shorted load det.				2	Ω
Lop	Open load det.		330			Ω
Lnop	Normal load det.		7		180	Ω
Permane	nt diagnostics 2 (Power amplifier	mode or line driver mode)	'			
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)				1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to VS)	Power Amplifier in Mute or Play, one or more short circuits protection activated	Vs -1.2			V
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).		1.8		Vs -1.8	V
1.	Shorted load det	Pow. Amp. mode			0.5	Ω
L _{SC}	Shorted load det.	Line Driver mode			2	Ω
V _O	Offset detection	Power Amplifier in play, AC Input signals = 0	±1.5	±2	±2.5	V
I _{NLH}	Normal load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 0$	500			mA

Table 4.	Electrical	characteristics	(continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
I _{NLL}	Normal load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 1$	250			mA	
I _{OLH}	Open load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 0$			250	mA	
I _{OLL}	Open load current detection	V _O < (V _S - 5)pk IB2 (D7) =1			125	mA	
I ² C Bus interface							
S _{CL}	Clock frequency				400	KHz	
V _{IL}	Input low voltage				1.5	V	
V _{IH}	Input high voltage		2.3			V	

3.4 Electrical characteristics curves

Figure 5. Quiescent current vs. supply voltage




Figure 6. Output power vs. supply voltage (4Ω)






Figure 7. Output power vs. supply voltage (2Ω)

Figure 8. Distortion vs. output power (4 Ω , STD)





577

Figure 9. Distortion vs. output power (4 Ω , HI- Figure 10. Distortion vs. output power (2 Ω , EFF)




Figure 11. Distortion vs. frequency (4 Ω)

Figure 12. Distortion vs. frequency (2 Ω)




Figure 13. Crosstalk vs. frequency

Figure 14. Supply voltage rejection vs. freq.





Figure 15. Power dissipation and efficiency vs. output power (4Ω , STD, SINE)

Figure 16. Power dissipation and efficiency vs. output power (4Ω , HI-EFF, SINE)








Figure 17. Power dissipation vs. average output power (audio program simulation, 4Ω)

Figure 18. Power dissipation vs. average output power (audio program simulation, 2Ω)





4 Diagnostics functional description

4.1 Turn-on diagnostic

It is activated at the turn-on (stand-by out) under I²C bus request. Detectable output faults are:

- Short to GND
- Short to Vs
- Short across the speaker
- Open speaker

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (*Figure 19*) is internally generated, sent through the speaker(s) and sunk back. The Turn-on diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I²C reading).

If the "stand-by out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs= high impedance).

Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn-on state is kept until a short appears at the outputs.

Figure 19. Turn - on diagnostic: working principle

Figure 20 and 21 show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without turn-on diagnostic.




Figure 20. SVR and output behavior (Case 1: without turn-on diagnostic)





Figure 21. SVR and output pin behavior (Case 2: with turn-on diagnostic)


The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 12 dB gain setting. They are as follows:

Figure 22. Short circuit detection thresholds




Concerning Short across the speaker / Open speaker, the threshold varies from 26 dB to 12 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

Figure 23. Load detection thresholds - high gain setting



If the Line-Driver mode (Gv= 12 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 24. Load detection threshold - low gain setting



4.2 Permanent diagnostics

Detectable conventional faults are:

- Short to gnd
- Short to V_S
- Short across the speaker

The following additional features are provided:

Output offset detection

The TDA7564B has 2 operating statuses:

- RESTART mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (*Figure 25*). Restart takes place when the overload is removed.
- 2. DIAGNOSTIC mode. It is enabled via I²C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (*Figure 26*):
 - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active.
 - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
 - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I²C reading. This is to ensure continuous diagnostics throughout the carradio operating time.
 - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended).

Figure 25. Restart timing without Diagnostic Enable (Permanent) - Each 1mS time, a sampling of the fault is done





Figure 26. Restart timing with Diagnostic Enable (Permanent)



4.3 Output DC offset detection

Any DC output offset exceeding ±2 V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating.

This diagnostic has to be performed with low-level output AC signal (or Vin = 0).

The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command):

- Start = Last reading operation or setting IB1 D5 (offset enable) to 1
- Stop = Actual reading operation

Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

4.4 AC diagnostic

It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads.

This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, and it is enabled by setting (IB2-D2) = 1. Two different detection levels are available:

High current threshold IB2 (D7) = 0

lout > 500mApk = normal status

lout < 250mApk = open tweeter

Low current threshold IB2 (D7) = 1

lout > 250mApk = normal status

lout < 125mApk = open tweeter

To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such to determine an output current higher than 500mApk with IB2(D7)=0 (higher than 250mApk with IB2(D7)=1) in normal conditions and lower than 250mApk with IB2(D7)=0 (lower than 125mApk with IB2(D7)=1) should the parallel tweeter be missing.

The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2<D2>) up to the I²C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over the above threadless over all the measuring period, else an "open tweeter" message will be issued.

The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 KHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off.

577

Figure 27 shows the Load Impedance as a function of the peak output voltage and the relevant diagnostic fields.

This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

Figure 27. Current detection high: Load impedance |Z| vs. output peak voltage





Figure 28. Current detection low: Load impedance |Z| vs. output peak voltage



TDA7564B Multiple faults

5 Multiple faults

When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I²C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent).

The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.

	S. GND (so)	S. GND (sk)	S. Vs	S. Across L.	Open L.
S. GND (so)	S. GND	S. GND	S. Vs + S. GND	S. GND	S. GND
S. GND (sk)	/	S. GND	S. Vs	S. GND	Open L. (*)
S. Vs	/	/	S. Vs	S. Vs	S. Vs
S. Across L.	/	/	/	S. Across L.	N.A.
Open L.	/	/	/	/	Open L. (*)

Table 5. Double fault table for turn-on diagnostic

S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2 outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More precisely, in Channels LF and RR, so = CH+, sk = CH-; in Channels LR and RF, so = CH-, sk = CH+.

In Permanent Diagnostic the table is the same, with only a difference concerning Open Load(*), which is not among the recognizable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on).

5.1 Faults availability

All the results coming from I²C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any I²C reading operation. So, when the micro reads the I²C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I²C. The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I²C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I²C reading operations are necessary.

Thermal protection TDA7564B

6 Thermal protection

Thermal protection is implemented through thermal foldback (Figure 29).

Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device.

The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.

Three Thermal warning are available through the I²C bus data.




Figure 29. Thermal foldback diagram

6.1 I²C programming/reading sequences

A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection):

Turn-on: (stand-by out + diag enable) --- 500 ms (min.) --- muting out

Turn-off: muting in --- 20 ms --- (diag disable + stand-by in)
Car Radio Installation: diag enable (write) --- 200 ms --- I²C read (repeat until All faults disappear).

AC test: feed h.f. tone -- AC diag enable (write) --- wait > 3 cycles --- I^2C read (repeat I^2C reading until tweeter-off message disappears).

Offset test: Device in play (no signal) -- offset enable - 30ms - I²C reading (repeat I²C reading until high-offset message disappears).

TDA7564B Fast muting

7 Fast muting

The muting time can be shortened to less than 1.5ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier for avoiding any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition.

I²C Bus interface TDA7564B

8 I²C Bus interface

Data transmission from microprocessor to the TDA7564B and vice versa takes place through the 2 wires I²C Bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

8.0.1 Data validity

As shown by *Figure 30*, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

8.0.2 Start and stop conditions

As shown by *Figure 31* a start condition is a high to low transition of the SDA line while SCL is HIGH. The stop condition is a low to high transition of the SDA line while SCL is high.

8.0.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

8.0.4 Acknowledge

The transmitter* puts a resistive high level on the SDA line during the acknowledge clock pulse (see *Figure 32*). The receiver** the acknowledges has to pull-down (low) the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during this clock pulse.


* Transmitter

- master (μP) when it writes an address to the TDA7564B
- slave (TDA7564B) when the μP reads a data byte from TDA7564B

** Receiver

- slave (TDA7564B) when the μP writes an address to the TDA7564B
- master (μP) when it reads a data byte from TDA7564B

Figure 30. Data validity on the I²C Bus



TDA7564B I²C Bus interface

Figure 31. Timing diagram on the I²C Bus





Figure 32. Acknowledge on the I²C Bus




577

9 Software specifications

All the functions of the TDA7564B are activated by I^2C interface.

The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from μP to TDA7564B) or read instruction (from TDA7564B to μP).

Table 6. Chip address:



X = 0 Write to device

X = 1 Read from device

If R/W = 0, the μ P sends 2 "Instruction Bytes": IB1 and IB2.

Table 7. IB1

Table 7.	IBI
D7	0
D6	Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0)
D 5	Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0)
D4	Front Channel Gain = 26dB (D4 = 0) Gain = 12dB (D4 = 1)
D3	Rear Channel Gain = 26dB (D3 = 0) Gain = 12dB (D3 = 1)
D2	Mute front channels (D2 = 0) Unmute front channels (D2 = 1)
D1	Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1)
D0	Clip detector 2% (D0 = 0) Clip detector 10% (D0 = 1)

Table 8. IB2

D7	current detection threshold High th (D7 = 0) Low th (D7 =1)
D6	0
D5	Normal muting time (D5 = 0) Fast muting time (D5 = 1)
D4	Stand-by on - Amplifier not working - (D4 = 0) Stand-by off - Amplifier working - (D4 = 1)
D3	Power amplifier mode diagnostic (D3 = 0) Line driver mode diagnostic (D3 = 1)
D2	Current detection diagnostic enabled (D2 = 1) Current detection diagnostic defeat (D2 = 0)
D1	Right Channels Power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1)
D0	Left Channels Power amplifier working in standard mode (D0 = 0) Power amplifier working in high efficiency mode (D0 = 1)

If R/W = 1, the TDA7564B sends 4 "Diagnostics Bytes" to μP : DB1, DB2, DB3 and DB4.

Table 9. DB1

D7	Thermal warning 1 active (D7 = 1) T=155 °C	
D6	Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1)	
D5	Channel LF current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LF current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel LF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel LF Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel LF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel LF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	
D0	Channel LF No short to GND (D1 = 0) Short to GND (D1 = 1)	

577

Table 10. DB2

D7	Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1)	
D6	Current sensor not activated (D6 = 0) Current sensor activated (D6 = 1)	
D5	Channel LR current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LR current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)
D4	Channel LR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel LR Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel LR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel LR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	
D0	Channel LR No short to GND (D1 = 0) Short to GND (D1 = 1)	

Table 11. DB3

Table	· · · · · · · · · · · · · · · · · · ·	
D7	Stand-by status (= IB2 - D4)	
D6	Diagnostic status (= IB1 - D6)	
D5	Channel RF current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RF current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)
D4	Channel RF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel RF Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel RF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel RF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	
D0	Channel RF No short to GND (D1 = 0) Short to GND (D1 = 1)	

27/34

Table 12. DB4

D7	Thermal warning 2 active (D7 =1) T=140°C	
D6	Thermal warning 3 active (D6 =1) T=125°C	
D5	Channel RR current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RR current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)
D4	Channel RR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel RR Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel RR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel RR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	
D0	Channel RR No short to GND (D1 = 0) Short to GND (D1 = 1)	

10 Examples of bytes sequence

1 - Turn-on diagnostic - Write operation

Start Address byte with D0 = 0	ACK	IB1 with D6 = 1	ACK	IB2	ACK	STOP
--------------------------------	-----	-----------------	-----	-----	-----	------

2 - Turn-on diagnostic - Read operation

Start Address byte with D0 = -	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP
--------------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

The delay from 1 to 2 can be selected by software, starting from 1 ms

3a - Turn-on of the power amplifier with 26dB gain, mute on, diagnostic defeat, High eff. mode both channels.

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X000000X		XXX1X011		

3b - Turn-off of the power amplifier

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X0XXXXXX		XXX0XXXX		

4 - Offset detection procedure enable

Start	Address byte with D0 = 0	ACK	IB1	ACK IB2		ACK	STOP
			XX1XX11X		XXX1X0XX		

5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4)

Ctort	Addroso buto with DO - 1	$\wedge \cap \vee$	DD1	$\Lambda \cap V$	מפת	$\Lambda \cap V$	מסח	$\Lambda \cap V$	ושם	$\Lambda \cap V$	CTOD
Jolan	Address byte with D0 = 1	HUN	וסטו	HUN	UD2	HUN	טסט ו	HUN	1 DD4	IAUN	13105
		_		_		_	_	_		_	

- The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.
- The delay from 4 to 5 can be selected by software, starting from 1ms
- 6 Current detection procedure start (the AC inputs must be with a proper signal that depends on the type of load)

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			XX01111X		XXX1X1XX		

Current detection reading operation (the results valid only for the current sensor detection bits - D5 of the bytes DB1, DB2, DB3, DB4)

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP
-------	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

- During the test, a sinus wave with a proper amplitude and frequency (depending on the loudspeaker under test) must be present. The minimum number of periods that are needed to detect a normal load is 5.
- The delay from 6 to 7 can be selected by software, starting from 1ms.


57/

Package information TDA7564B

11 Package information


In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 33. Flexiwatt25 (horizontal) mechanical data and package dimensions



TDA7564B Package information

Figure 34. Flexiwatt25 (vertical) mechanical data and package dimensions



5/

Package information TDA7564B

Figure 35. PowerSO36 (slug up) mechanical data and package dimensions


DIM.		mm		inch				
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α	3.25		3.43	0.128		0.135		
A2	3.1		3.2	0.122		0.126		
A4	0.8		1	0.031		0.039		
A5		0.2			0.008			
a1	0.030		-0.040	0.0011		-0.0015		
b	0.22		0.38	0.008		0.015		
С	0.23		0.32	0.009		0.012		
D	15.8		16	0.622		0.630		
D1	9.4		9.8	0.37		0.38		
D2		1			0.039			
Е	13.9		14.5	0.547		0.57		
E1	10.9		11.1	0.429		0.437		
E2			2.9			0.114		
E3	5.8		6.2	0.228		0.244		
E4	2.9		3.2	0.114		1.259		
е		0.65			0.026			
e3		11.05			0.435			
G	0		0.075	0		0.003		
Н	15.5		15.9	0.61		0.625		
h		,	1.1	,	,	0.043		
١	8.0	,	1.1	0.031	,	0.043		
Ν			10°			10°		
S	·		8°			8°		

 [&]quot;D and E1" do not include mold flash or protusions.
 Mold flash or protusions shall not exceed 0.15mm (0.006")
 No intrusion allowed inwards the leads.

OUTLINE AND MECHANICAL DATA



PowerSO36 (SLUG UP)



TDA7564B Revision history

12 Revision history

Table 13. Document revision history

Date	Revision	Changes				
14-Sep-2006	1	Initial release.				
3-Oct-2007	2	Add new package and part numbers in <i>Table 1: Device summary on page 1</i> . Add PowerSO36 pin connections diagram <i>Figure 4 on page 7</i> . Changed the max. value of the "Lonp" parameter in <i>Table 4 on page 8</i> . Modified <i>Figure 23 on page 15</i> . Add PowerSO36 package information <i>Figure 35 on page 32</i> . Changed the min. and typ. value of the V _M parameter in the <i>Table 4</i> . Updated <i>Table 3: Thermal data</i> .				

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time. without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2007 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morroco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

