

Product/Process Change Notice - PCN 23 0172 Rev. -

Analog Devices, Inc. One Analog Way, Wilmington, MA 01887, USA

This notice is to inform you of a change that will be made to certain ADI products (see Appendix A) that you may have purchased in the last 2 years. Any inquiries or requests with this PCN (additional data or samples) must be sent to ADI within 30 days of publication date. ADI contact information is listed below.

PCN Title: Qualification of an Additional Substrate Supplier, SMT Attach Material and Pillar Size

Change for LT8650S

Publication Date: 28-Aug-2023

Effectivity Date: 30-Nov-2023 (the earliest date that a customer could expect to receive changed material)

Revision Description: Initial Release.

Description Of Change:

- Increase copper pillar diameter from 78um to 90um.
- Add New substrate supplier with Substrate core thickness change from 40um to 60um.
- Die thickness updated from 450um to 200um.
- Change passive component attach material from SnSb5 to SAC305.

Reason For Change:

Improve the manufacturability and add substrate supplier.

Impact of the change (positive or negative) on fit, form, function & reliability:

No impact on form, fit, or function. Improves reliability.

Product Identification (this section will describe how to identify the changed material)

The Date Code will be provided to the customer upon implementation.

Summary of Supporting Information:

Qualification has been performed per AEC-Q100, Stress Test Qualification for Integrated Circuits. See attached Qualification Results Summary.

Supporting Documents

Attachment 1: Type: Qualification Results Summary

ADI PCN 23 0172 Rev - LT8650S Qualification Report.pdf...

Attachment 2: Type: Delta Qualification Matrix

ADI PCN 23 0172 Rev - LT8650S PCN-Delta-Qualification-Matrix-ZVEI.xlsm...

Attachment 3: Type: Other

ADI PCN 23 0172 Rev - LT8650S Thermal Analysis Summary.pdf...

Note: If applicable, the device material declaration will be updated due to material change.

ADI Contact Information:

For questions on this PCN, please send an email to the regional contacts below or contact your local ADI sales representatives.

Americas: Europe: Japan: Rest of Asia:

PCN_Japan@analog.com

Appendix A - Affected ADI Models:

Added Parts On This Revision - Product Family / Model Number (17)

LT8650S / LT8650SEV#PBF LT8650S / LT8650SHV#TRPBF LT8650S / LT8650SIV#3ZZPBF LT8650S / LT8650SJV#WPBF LT8650S / LT8650SEV#TRPBF LT8650S / LT8650SHV#WPBF LT8650S / LT8650SIV#PBF LT8650S / LT8650SJV#WTRPBF

LT8650S / LT8650SEV#WPBF LT8650S / LT8650SHV#WTRPBF LT8650S / LT8650SIV#TRPBF LT8650S/LT8650SEV#WTRPBF LT8650S/LT8650SHV-CSL#PBF LT8650S/LT8650SIV#WPBF LT8650S / LT8650SHV#PBF LT8650S / LT8650SHV-CSL#TRPBF LT8650S / LT8650SIV#WTRPBF

	Appendix B - Revision History:							
Rev	Rev Publish Date Effectivity Date Rev Description							
Rev	28-Aug-2023	30-Nov-2023	Initial Release.					




Qualification of an Additional Substrate Supplier, SMT Attach Material and Pillar Size Change for LT8650S

Thermal Analysis Summary



PCB:	4L Demo Board						
Device:	LT8650S	T _{ambient} (°C) =					
Die thickness (mm)	Die	P _{loss} (W)	θ _{JA} (K/W)	θ _{JCtop} (K/W)	θ _{JCbot} (K/W)		
0.2	114	2 0	16.18	30.24	4.92		
0.45	U1	3.8	15.71	18.79	4.45		
	Total Power:	3.8					







LT8650S Assembly Process Change Automotive Grade 0 Qualification **Report Title:**

Report Number: 20616

Revision: A

26 July 2023 Date:



Summary

This report documents the successful completion of the reliability Automotive qualification requirements for the release of the LT8650S product in a 32-LGA package. The LT8650S is a Dual Channel 4A, 42V Synchronous Step-Down Silent Switcher 2.

AECQ100 Qualification Test Methods and Summary

AEC Test Group	AEC Stress Test Name	Abbreviation	AEC Test #	Reference
	Preconditioning	PC	A1	
Group A	Temperature Humidity Bias or Biased- HAST	THB or HAST	A2	- W -
ACCELERATED	Autoclave or Unbiased HAST or	AC, UHST, or	A3	Table 2 and
ENVIRONMENT	Temperature Humidity (without Bias)	TH	A3	and Table 4
STRESS TESTS	Temperature Cycle	TC	A4	Table 4
	Power Temperature Cycling	PTC	A5	
	High Temperature Storage Life	HTSL	A6	
Group B	High Temperature Operating Life	HTOL	B1	
ACCELERATED	Early Life Failure Rate	ELFR	B2	Table 2
LIFETIME SIMULATION TESTS	NVM Endurance, Data Retention, and Operational Life	EDR	В3	and Table 4
	Wire Bond Shear	WBS	C1	
Group C	Wire Bond Pull Strength	WBP	C2	C1, C2 are only applicable for wire bond package.
PACKAGE	Solderability	SD	C3	C5 is only applicable for BGA package.
ASSEMBLY	Physical Dimensions	PD	C4	C3, C4 and C6 are qualified and controlled with inline
INTEGRITY TESTS	Solder Ball Shear	SBS	C5	monitors and may be viewed on site at Analog Devices.
	Lead Integrity	LI	C6	
G D	Electromigration	EM	D1	
Group D DIE FABRICATION	Time Dependent Dielectric Breakdown	TDDB	D2	Die Eskriestien Beliebility date may be viewed en site at Angles
RELIABILITY	Hot Carrier Injection	HCI	D3	Die Fabrication Reliability data may be viewed on-site at Analog Devices.
TESTS	Negative Bias Temperature Instability	BTI	D4	Devices.
11313	Stress Migration	SM	D5	
	Pre- and Post-Stress Electrical Test	TEST	E1	
	Electrostatic Discharge Human Body Model	HBM	E2	Table 5
	Electrostatic Discharge Charged Device Model	CDM	E3	and Table 6
Group E	Latch-Up	LU	E4	
ELECTRICAL	Electrical Distributions	ED	E5	
VERIFICATION	Fault Grading	FG	E6	• For Tests E5, E6 and E7, ADI New Product Yield Analysis Testing
TESTS	Characterization	CHAR	E7	Guidelines meet AEC Q100 requirements.
	Electromagnetic Compatibility	EMC	E9	Results for Tests E7-E11 are available as applicable on a case by
	Short Circuit Characterization	SC	E10	case basis.
	Soft Error Rate	SER	E11	Test E12 results may be viewed on-site at Analog Devices
	Lead (Pb) Free	LF	E12	
Group F	Process Average Test	PAT	F1	
DEFECT SCREENING TESTS	Statistical Bin/Yield Analysis	SBA	F2	ADI New Product Yield Analysis Testing Guidelines meet AECQ100 Requirements.
	Mechanical Shock	MS	G1	
	Variable Frequency Vibration	VFV	G2	
Group G	Constant Acceleration	CA	G3	
CAVITY PACKAGE	Gross/Fine Leak	GFL	G4	<applicable cavity="" for="" only="" packages=""></applicable>
INTEGRITY TESTS	Package Drop	DROP	G5	Supplicable only for cavity I denages?
	Lid Torque	LT	G6	
	Die Shear	DS	G7	
	Internal Water Vapor	IWV	G8	



Die/Fab Product Characteristics

Table 1: Die/Fab Product Characteristics- 0.35µm DMOS

Product Characteristics	Product(s) to be qualified	Product(s) used for Substitution Data					
Generic/Root Part #	LT8650S	LT8638S	LT8685S	LT8650SP/SPA	LT8648S	LT8686S	
Die Id	8650	8638	8685	8650	8648	8686	
Die Size (mm)	1.75 x 3.88	2.6x4.0	1.7x4.06	1.75 x 3.88	6.2x2.7	3.2 x 1.75	
Wafer Fabrication Site	Vanguard	Vanguard	Vanguard	Vanguard	Vanguard	Vanguard	
Wafer Fabrication Process	0.35μm DMOS	0.35μm DMOS	0.35μm DMOS	0.35μm DMOS	0.35μm DMOS	0.35μm DMOS	
Metallization / # Layers	AlCu / 3	AlCu / 3	AlCu / 3	AlCu / 3	AlCu / 3	AlCu / 3	
Polyimide	No	No	No	No	No	No	
Passivation	oxide/SiN	oxide/SiN	oxide/SiN	oxide/SiN	oxide/SiN	oxide/SiN	



Die/Fab Test Results

Table 2: Die/Fab Test Results - 0.35µm DMOS at Vanguard-Taiwan

		•			
			Generic/Root		
Test Name	Spec	Conditions	Part #	Lot #	Fail/SS
				Q17503.1ELFR	0/800
			LT8650SP	Z51176.1	0/800
				EO9353.ELFR	0/800
Early Life Failure Rate (ELFR) ¹	AEC-Q100-	Ta=150°C, 48 Hours	LT8648S	Z48440.1	0/800
	800		Conditions Part # LT8650SP LT8648S LT8648SP LT8648SP LT8686S LT8686S LT8685S LT8638S LT8638S LT8650S-1 LT8650S LT8650SPA LT8648S LT8686S LT8650S LT8650S LT8638S LT8648S O°C 85%RH 33.3 psia, LT8648S Biased, 192 Hours LT8648S C 85%RH 33.3 psia, LT8648S LT8648S LT8648S LT8650S LT8650S	Z50105.1	0/800
				Q17405.1BHTOL	0/77
			LT8686S	Q17405.2HTOL	0/77
				Q20395.1HTOL	0/77
			LT8685S	Q17750.1HTOL	0/77
		LT8638S	LT8638S	Q20120.4HTOL	0/77
High Temperature Operating Life (HTOL) ³			LT8650S-1	Q16719.1HTOL	0/77
	JESD22- A108			Q16719.3HTOL	0/77
		Hours	LT8650S	Q20616.3HTOL	0/77
			LT8650SPA	Q20156.1HTOL	0/77
	IECD22		LT8648S	EO9353F.HTS	0/45
	JESD22-		LT8686S	Q17405.1HTS	0/45
High Temperature Storage Life (HTSL) ¹	A103	150°C, 2,000 Hours	LT8650S	20616.3.HTS	0/45
	LT8685S Q1 LT8638S Q2 LT8638S Q2 LT8650S-1 Q1 LT8650S-1 Q2 LT8650SPA Q2 LT8686S Q1 LT8686S Q1 LT8650S Q2 LT8650SPA Q2 LT8686S Q1 LT8650S Q2 LT8686S Q1 LT8638S Q2 LT8648S E0 LT8638S Q2 LT8638S Q2 LT8648S E0 LT8648S E0	Q20120.2HTS	0/45		
			LT8648S	EO9237K.BHAST	0/77
		·		Q17405.1BHAST	0/77
			LT8686S	Q20395.1HAST	0/77
Highly Accelerated Temperature and			LT8648S	EO9508K.BHAST	0/77
,		120°C 050/DH 22 2		EO9353K.BHAST	0/77
Humidity Stress Test (HAST) ^{1,2}	JESD22- A110	130 C 85%KH 33.3 psia,		Q20120.1HAST	0/77
		Biased, 96 Hours	LT8638S	Q20120.3HAST	0/77
			LT8650S	Q20616.4BHAST	0/77
		110°C 85%RH 17.7 psia,	LT8638S	Q20120.4HAST	0/77
		Biased, 264 Hours			

¹ Pre- and post-stress electrical test was performed at room and hot temperatures.

² These samples were subjected to preconditioning at MSL 3 with 3x reflow peak temp of 260°C prior to the start of the stress test. ³ Electrical test was performed at room, cold and hot temperatures.



Package/Assembly Product Characteristics

Table 3: Package/Assembly Product Characteristics - 32-LGA at ASE

Product Characteristics	Product(s) to be qualified	Product(s) used for Substitution Data				
Generic/Root Part #	LT8650S	LT8386S	LT8638S	LT8686S		
Package	32-LGA	28-LGA	28-LGA	32-LGA		
Body Size (mm)	6.00 x 4.00 x 0.94	5x4x0.94	5x4x0.94	5 x 5 x 0.95		
Assembly Location	ASE	ASE	ASE	ASE		
MSL/Peak Reflow Temperature (°C)	3 / 260°C	3 / 260°C	3 / 260°C	3 / 260°C		
Mold Compound	Sumitomo G311E	Sumitomo G311E	Sumitomo G311E	Sumitomo G311E		
Leadframe Material	BT Resin	BT Resin	BT Resin	BT Resin		
Lead Finish	Au	Au	Au	Au		
Bumping Foundry	Chipbond	Chipbond	Chipbond	Chipbond		
Bumping Process	Electroplating/Cu Pillar	Electroplating/Cu Pillar	Electroplating/Cu Pillar	Electroplating/Cu Pillar		
Bump Pitch (mm)	0.165	0.15	0.15	0.13		
Bump Diameter (mm)	0.090	0.085	0.085	0.085		



Package/Assembly Test Results

Table 4: Package/Assembly Test Results - LGA at ASE (AEK)

Test Name	Spec	Conditions	Generic/Ro ot	Lot #	Fail/SS
			Part #		
	JESD22-		LT8638S	Q20120.2HTS	0/45
High Temperature Storage Life (HTSL) ¹	A103	150°C, 2,000 Hours	LT8686S	Q17405.1HTS	0/45
		130 0, 2,000 110413	LT8650S	Q20616.3HTS	0/45
		175°C, 1,000 Hours	LT8386	Q17381.2HTS	0/45
		130°C 85%RH 33.3 psia,	LT8386	Q17381.2BHAST	0/77
Highly Accelerated Temperature and	JESD22-	Biased, 192 Hours	L18380	Q17381.3BHAST	0/77
Humidity Stress Test (HAST) ^{1,2}	A110		LT8686S	Q17405.1BHAST	0/77
		130°C 85%RH 33.3 psia,		Q20395.1HAST	0/77
		Biased, 96 Hours	LT8638S	Q20120.1HAST	0/77
			2100303	Q20120.3HAST	0/77
			LT8650S	Q20616.4HAST	0/77
		110°C 85%RH 17.7psia, Biased, 264 Hours	LT8638S	Q20120.4HAST	0/77
Solder Heat Resistance (SHR)	J-STD-020	MSL-3	LT8650S	Q20616.4SHR	0/77
				Q20120.1TC	0/77
			LT8638S	Q20120.2TC	0/77
				Q20120.3TC	0/77
	JESD22-	-65°C/+150°C, 2000 Cycles		Q17381.2TC	0/77
Temperature Cycling (TC) ^{1,2}	A104		LT8386	Q17381.3TC	0/77
				Q17381.LOT2TC	0/77
			LT8650S	Q20616.4TC	0/77
		130°C 85%RH 33.3 psia, 192	170206	Q17381.2UHAST	0/77
		Hours	LT8386	Q17381.3UHAST	0/77
Unbiased HAST (UHST) ^{2,3}	JESD22-			Q17381.LOT2UHAST	0/77
	A118	130°C 85%RH 33.3 psia, 96 hrs	LT8686S	Q20395.1UHAST	0/77
			LT8650S	Q20616.4AUHAST	0/77
		110°C 85%RH 17.7psia, Biased	LT8638S	Q20120.1UHAST	0/77
		264 hrs		Q20120.3UHAST	0/77

¹ Pre- and post-stress electrical test was performed at room and hot temperatures.

² These samples were subjected to preconditioning at MSL 3 with 3x reflow peak temp of 260°C prior to the start of the stress test.

³ Electrical test was performed at room temperature.



ESD and Latch-Up Test Results

Table 5: ESD Test Results

ESD Model	Generic/Root Part #	Package	ESD Test Spec	RC Network	Highest Pass Level	Class
FICDM	LT8650S	32-LGA	JS-002	1Ω, Cpkg	±1250V	СЗ
НВМ	LT8650S	32-LGA	ESDA/JEDEC JS-001	1.5kΩ, 100pF	±4000V	ЗА

Table 6: Latch Up Test Result

LU Test	Generic/Root Part #	Passing Current		Class
Spec	Pail#		(Ta)	
JESD78	LT8650S	-100mA, +100mA	150°C	II

Approvals

Reliability Engineer: Hang Luu