

Dear Customer,

Following the continuous improvement of our service and in order to be ready to support the market demand of Power MOSFET Transistors, the products listed in the PCN will be manufactured in ASE-WEIHAI Subcontractor (China). PowerFLAT™ 8x8 HV devices produced ASE-WEIHAI (China), guarantee the same quality and electrical characteristics as reported in the relevant data sheets. Devices used for qualification are available as Samples.

The involved product series and affected packages are listed in the table below:

Product Family	Package	Commercial Product / Series
Power MOSFET Transistors	PowerFLAT™ 8x8 HV	STLxxxxxx

Any other Product related to the above series, manufactured in PowerFLAT™ 8x8 HV Package, even if not expressly included or partially mentioned in the attached table, is affected by this change.

**Qualification program and results availability:**

The reliability test report is provided in attachment to this document.

**Samples availability:**

Samples of the test vehicle devices will be available on request starting from week 16-2015. Any other sample request will be processed and scheduled by Power Transistor Division upon request.

Product Family Description	Part Number - Test Vehicle
Power MOSFET Transistors	STL19N60M2 STL57N65M5 STL23NM60ND

**Change implementation schedule:**

The production start and first shipments will be implemented according to our work in progress and materials availability:

Product Family Description	1st Shipments
Power MOSFET Transistors	From Week 29-2015

Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 days period will constitute acceptance of the change (Jedec Standard No. 46-C). In any case, first shipment may start earlier with customer written agreement.



## **Marking and traceability:**

Unless otherwise stated by customer specific requirement, traceability of PowerFLAT™ 8x8 HV Package manufactured in ASE-WEIHAI (China), will be identified by 1st two digits of the traceability code are "GE". Furthermore, in order to benefit the advantage of the added driver source lead, please refer also to the suffix \$V of internal code as reported in the Box Label of the packing.

Sincerely Yours.



## FINAL Reliability Report

### PowerFLAT™ 8x8 HV Back-End line relocation to ASE-WEIHAI (China)

General Information		Locations	
<b>Product Lines:</b>	MQ6G / M5FM / 2F67	<b>Wafer Diffusion Plant:</b>	Ang Mo Kio (Singapore) : MQ6G Catania: M5FM – 2F67
<b>Product Families:</b>	Power MOSFET	<b>EWS Plant:</b>	Ang Mo Kio (Singapore) Catania (Italy)
<b>P/Ns:</b>	STL19N60M2 (MQ6G) STL57N65M5 (M5FM) STL23NM60ND (2F67)	<b>Assembly and testing plant:</b>	ASE-WEIHAI (China)
<b>Product Group:</b>	IPG	<b>Reliability Lab:</b>	IPG-PTD Catania Reliability Lab.
<b>Product division:</b>	Power Transistor Division		
<b>Package:</b>	PowerFLAT™ 8x8 HV		
<b>Silicon Process techn.:</b>	MDmesh II™ (MQ6G) MDmesh™ V (M5FM) FDmesh™ II (2F67)		

### DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	February 2015	9	A.Settinieri	C. Cappello	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.  
 This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.

**TABLE OF CONTENTS**

<b>1</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS .....</b>	<b>3</b>
<b>2</b>	<b>GLOSSARY.....</b>	<b>3</b>
<b>3</b>	<b>RELIABILITY EVALUATION OVERVIEW.....</b>	<b>3</b>
3.1	OBJECTIVES .....	3
3.2	CONCLUSION .....	3
<b>4</b>	<b>DEVICE CHARACTERISTICS .....</b>	<b>4</b>
4.1	DEVICE DESCRIPTION.....	4
4.2	CONSTRUCTION NOTE .....	4
<b>5</b>	<b>TESTS RESULTS SUMMARY.....</b>	<b>7</b>
5.1	TEST VEHICLE.....	7
5.2	RELIABILITY TEST PLAN SUMMARY .....	7
<b>6</b>	<b>ANNEXES 6.0.....</b>	<b>8</b>
6.1	TESTS DESCRIPTION .....	8

## **1 APPLICABLE AND REFERENCE DOCUMENTS**

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

## **2 GLOSSARY**

DUT	Device Under Test
SS	Sample Size
HF	Halogen Free

## **3 RELIABILITY EVALUATION OVERVIEW**

### **3.1 Objectives**

Reliability evaluation for PowerFLAT™ 8x8 HV ASE-WEIHAI (China)

### **3.2 Conclusion**

Qualification Plan requirements have been fulfilled without exception. It is stressed that reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.

## 4 DEVICE CHARACTERISTICS

### 4.1 Device description

N-channel Power MOSFET

### 4.2 Construction note

**D.U.T.: STL19N60M2 LINE: MQ6G PACKAGE: PowerFLAT™ 8x8 HV**

Wafer/Die fab. Information	
Wafer fab manufacturing location	Ang Mo Kio (Singapore)
Technology	MDmesh II™ Power MOSFET
Die finishing back side	Ti/Ni/Ag
Die size	3950 x 3170 μm <sup>2</sup>
Metal	AlSi
Passivation type	Nitride

Wafer Testing (EWS) information	
Electrical testing manufacturing location	Ang Mo Kio (Singapore)
Test program	WPIS

Assembly information	
Assembly site	ASE-WEIHAI (China)
Package description	PowerFLAT™ 8x8 HV
Molding compound	HF Epoxy Resin
Frame material	Raw Copper
Die attach process	Soft Solder
Die attach material	Pb/Sn/Ag
Wire bonding process	<b>Thermosonic</b>
Wires bonding materials	Cu 2mils
Lead finishing/bump solder material	Pure Tin

Final testing information	
Testing location	ASE-WEIHAI (China)
Tester	Statec

**D.U.T.: STL57N65M5 LINE: M5FM PACKAGE: PowerFLAT™ 8x8 HV**

<b>Wafer/Die fab. Information</b>	
Wafer fab manufacturing location	Catania (Italy)
Technology	MDmesh™ V Power MOSFET
Die finishing back side	Ti/Ni/Ag
Die size	7340 x 4750 μm <sup>2</sup>
Metal	AlCu/Ti/TiN
Passivation type	Nitride

<b>Wafer Testing (EWS) information</b>	
Electrical testing manufacturing location	Catania (Italy)
Test program	WPIS

<b>Assembly information</b>	
Assembly site	ASE-WEIHAI (China)
Package description	PowerFLAT™ 8x8 HV
Molding compound	HF Epoxy Resin
Frame material	Raw Copper
Die attach process	<b>Epoxy</b>
Die attach material	<b>Power Glue</b>
Wire bonding process	<b>Thermosonic</b>
Wires bonding materials	Cu 2 mils
Lead finishing/bump solder material	Pure Tin

<b>Final testing information</b>	
Testing location	ASE-WEIHAI (China)
Tester	<b>Statec</b>

**D.U.T.: STL23NM60ND LINE: 2F67 PACKAGE: PowerFLAT™ 8x8 HV**

Wafer/Die fab. Information	
Wafer fab manufacturing location	Catania (Italy)
Technology	FDmesh™ II Power MOSFET
Die finishing back side	<b>Ti/Ni/Ag</b>
Die size	5620 x 4600 μm <sup>2</sup>
Metal	AlSi
Passivation type	Nitride

Wafer Testing (EWS) information	
Electrical testing manufacturing location	Catania (Italy)
Test program	WPIS

Assembly information	
Assembly site	<i>ASE-WEIHAI (China)</i>
Package description	PowerFLAT™ 8x8 HV
Molding compound	HF Epoxy Resin
Frame material	Raw Copper
Die attach process	<b>Epoxy</b>
Die attach material	<b>Power Glue</b>
Wire bonding process	<b>Thermosonic</b>
Wires bonding materials	Cu 2mils
Lead finishing/bump solder material	Pure Tin

Final testing information	
Testing location	<i>ASE-WEIHAI (China)</i>
Tester	<b>Statec</b>



## 5 TESTS RESULTS SUMMARY

### 5.1 Test vehicle

Lot #	line	Tech.	package	Comments
1	MQ6G	MDmesh II™	PowerFLAT™ 8x8 HV	Power MOSFET HV
2	M5FM	MDmesh™ V		
3	2F67	FDmesh™ II		

### 5.2 Reliability test plan summary


Test	PC	Std ref.	Conditions	SS	Steps	Failure/SS			
						MQ6G	M5FM	2F67	NOTE
<b>Die Oriented Tests</b>									
<b>TEST</b>			All qualification parts tested per the requirements of the appropriate device spec.			235	235	235	<i>Pcs mounted on card-edge</i>
<b>External Visual</b>			All devices submitted for testing			235	235	235	
<b>HTRB</b>	<b>N</b>	<b>JESD22 A-108</b>	<b>TA = 150°C BIAS (480V) MQ6G / 2F67 BIAS (520V) M5FM</b>	135	168 H	0/45	0/45	0/45	
					500 H	0/45	0/45	0/45	
					1000 H	0/45	0/45	0/45	
<b>HTFB</b>	<b>N</b>	<b>JESD22 A-108</b>	<b>TA = 150°C BIAS = 30V</b>	135	168 H	0/45	0/45	0/45	
					500 H	0/45	0/45	0/45	
					1000 H	0/45	0/45	0/45	
<b>HTSL</b>	<b>N</b>	<b>JESD22 A-103</b>	<b>TA = 150°C</b>	135	168 H	0/45	0/45	0/45	
					500 H	0/45	0/45	0/45	
					1000 H	0/45	0/45	0/45	
<b>PC</b>		<b>JESD22 A-113</b>	<b>Drying 24 H @ 125°C Store 168 H @ TA=85°C Rh=85% Over Reflow @ Tpeak=260°C 3 times</b>	All devices to be subjected to H3TRB, TC, AC		pass	pass	pass	
<b>AC</b>	<b>Y</b>	<b>JESD22 A-102</b>	<b>Pa=2Atm / TA=121°C</b>	75	96 H	0/25	0/25	0/25	
<b>TC</b>	<b>Y</b>	<b>JESD22 A-104</b>	<b>TA = -65°C to 150°C</b>	75	100 cy	0/25	0/25	0/25	
					200 cy	0/25	0/25	0/25	
					500 cy	0/25	0/25	0/25	
<b>H3TRB</b>	<b>Y</b>	<b>JESD22 A-101</b>	<b>TA=85°C , RH=85% , BIAS= 100V</b>	75	168 H	0/25	0/25	0/25	
					500 H	0/25	0/25	0/25	
					1000 H	0/25	0/25	0/25	
<b>IOL / TF</b>	<b>N</b>	<b>MIL-STD-750 Method 1037</b>	<b>ΔTC=105°C</b>	75	10Kcy	0/25	0/25	0/25	

## 6 ANNEXES 6.0

### 6.1 Tests Description

Test name	Description	Purpose
<b>Die Oriented Tests</b>		
<b>HTRB</b> High Temperature Reverse Bias  <b>HTGB</b> High Temperature Forward (Gate) Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: <ul style="list-style-type: none"> <li>• low power dissipation;</li> <li>• max. supply voltage compatible with diffusion process and internal circuitry limitations;</li> </ul>	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way.  To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.
<b>HTSL</b> High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max.operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding.
<b>Package Oriented Tests</b>		
<b>AC</b> Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
<b>TC</b> Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>TF / IOL</b> Thermal Fatigue / Intermittent Operating Life	The device is submitted to cycled temperature excursions generated by power cycles (ON/OFF) at T ambient.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>H3TRB</b> Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.
<b>PC</b> Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	To verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.

# PowerFLAT™ 8x8 HV Schematic Diagram CARSEM vs ASE-WEIHAI



**Advantage of the added driver source lead**

The introduction of the fourth (driving) pin strongly improves the dynamic performance of Power MOSFET devices, which is even more evident when the switching current levels and the output power levels are higher during both device turn-off and turn-on.

