

### PRODUCT/PROCESS CHANGE NOTIFICATION

TITLE	H2PAK (LV MOSFET) - Assy Flow Optimization			
IMPACTED PRODUCTS	LV MOSFET in H2PAK: see list			
MANUFACT. STEP	Assembly			
INVOLVED PLANT	ST Shenzhen – China			
CHANGE REASON	Quality Improvement			
CHANGE DESCRIPTION	New assembly flow on H2PAK package moving from one step crop (exposed copper area in dambar cut zone) to dual step crop (leads fully plated – no exposed copper)			
	See below details			
TRACEABILITY	Dedicated Finished Good Codes			
VALIDATION	According to ZVEI recommendations:    X   SEM-PA-17   Change of specified-assembly process sequence (deletion and/or additional process step)   X   SEM-EQ-02   Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.			
REPORTS	Qualification report is enclosed to this Notification  14004 Validation.pdf			



New assembly flow qualification on H2PAK package in ST Shenzhen plant moving from one step crop to dual step crop.

# Agenda

- 3 Change description
- 4 ZVEI Guidelines
- 5 Selected Test Vehicle & impacted products list

- 6 Assembly Flow Comparison
- 7 Process line description
- 8 Conclusions



# Change description

- Aim of this document is to describe the activity performed to qualify the new assembly flow on H2PAK package moving from one step crop (exposed copper area in dambar cut zone) to dual step crop (leads fully plated – no exposed copper).
- The H2PAK package is assembled in STMicroelectronics Shenzhen plant.
- Detailed qualification activity has been performed in order to qualify the new assembly flow for H2PAK package.
- This report shows the positive results achieved. The new flow is ensuring the improvement of leads plating quality leaving unchanged the product electrical characteristics.
- All reliability tests have been completed with positive results.



## **ZVEI** Guidelines

• According to ZVEI recommendations, the notification is required.

Mark change	- contractual agreements ris - technical interface of processability/manufacturability of customer		nining within oply nin?	II	Examples to explain	r level nt level nt for qualification matrix	
JD JD	Type of change	No	Yes			A: Application level B: Boardlevel C: Component level *: Not relevant for qu	
x SEM-PA-17	Change of specified-assembly process sequence (deletion and/or additional process step)		Р	(): no influence in final product integrity or specified sequence (P): influence in final product integrity or specified sequence	(): e.g. additional cleaning step e.g. deletion of optical inspection (P): e.g. change lead finishing pre trim & form to post trim & form	С	
x SEM-EQ-02	Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.		Р	PCN required for dedicated equipment for sensitive component production. (): If change does not influence the integrity of the final product. (P): If impact on product integrity is anticipated.	(): e.g. extension of existing equipment pool (P): e.g. extension of dedicated equipment in case basic technology still need to be proven	С	



# Selected Test Vehicles & impacted products list

TVs LINE DEVICE	TVs COMMERCIAL PROD
OD0J01	STH240N10F7-6
OD0KA1	STH315N10F7-6
OD8L01	STH270N8F7-6

LINE DEVICE	COMMERCIAL PROD
4D7K01	STH240N75F3-6
4L2KA1	STH300NH02L-6
6D4KA1	STH320N4F6-6
OD0J01	STH240N10F7-6
OD0K01	STH310N10F7-6
OD0KA1	STH315N10F7-6
OD4KA1	STH410N4F7-6AG
OD4KA1	STH410N4F7-6HT
OD8L01	STH270N8F7-6
OD8LA1	STH275N8F7-6AG




# **Assembly Flow Comparison**






# Process line description

To eliminate exposed copper area in dambar cut zone, firstly proceed dambar cutting and then plating and forming.







### Conclusions

- Detailed qualification activity has been performed in order to qualify the new assembly flow on H2PAK package in STMicroelectronics Shenzhen moving from one step crop (exposed copper area in dambar cut zone) to dual step crop (leads fully plated – no exposed copper).
- All reliability tests have been completed with positive results (see attached reliability report).
- Neither functional nor parametric rejects were detected at final electrical test.
- The new flow is ensuring the improvement of leads plating quality leaving unchanged the product electrical characteristics.



#### RELIABILITY EVALUATION REPORT

# Cropping process change for H2PAK 6/7L packages in ST SHENZHEN(China)

General Information	Traceability
	Diffusion Plant: Singapore
Commercial Product: STH270N8F7-6	SG8
Product Line: OD8L	Assembly Plant: Shenzhen
Product Description: LVMOS	Reliability Lab: Shenzhen
Package: H2PAK	Dagged
Silicon Technology: PMOSFET OFT1	Passed
General Information	Traceability
	Diffusion Plant: Catania
Commercial Product:STH315N10F7-6	CTM8
Product Line: OD0k	Assembly Plant: Shenzhen
Product Description: LVMOS	Reliability Lab: Shenzhen
Package: H2PAK	Description
Silicon Technology: PMOSFET OFT1	Passed
General Information	Traceability
	Diffusion Plant: Singapore
Commercial Product:STH240N10F7-6	SG8
Product Line: OD0J	Assembly Plant: Shenzhen
Product Description: LVMOS	Reliability Lab: Shenzhen
Package: H2PAK	Passed
Silicon Technology: PMOSFET OFT1	Passed

**Disclaimer:** this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile for Automotive Application. This report and its contents shall not be disclosed to a third party, except in full, without previous written agreement by STMicroelectronics or under the approval of the author (see below)

#### **Revision history**

Rev.	Changes description	Author	Date
1.0	Cropping process change for H2PAK 6/7L	Jian GUO	2023-02

#### Approved by

Function	Location	Name	Date

### TABLE OF CONTENTS

1. Reliability Evaluation Overview	3
1.1. Objective	3
1.2. Reliability Strategy and Test Plan	3
1.2.1. Reliability strategy	3
1.2.2. Test Plan	3
1.3. Conclusion	3
2. Product Characteristics	3
2.1. Generalities	3
2.1.1. Test vehicle	3
2.2. Pin connection/bonding diagram	5
2.3. Traceability	6
2.3.1. Wafer Fab information	6
2.3.2. Assembly information	6
2.3.3. Reliability Testing information	6
3. Tests Results Summary	7
3.1. Lot Information	7
3.2. Test results summary	7

### 1. Reliability Evaluation Overview

#### 1.1. Objective

Aim of this report is to present the results of the reliability evaluations performed on process change to release the new process for H2PAK 6/7L in production in H2PAK package in ST Shenzhen (China).

The process change is apply to eliminate Tin burr issue.

#### 1.2. Reliability Strategy and Test Plan

#### 1.2.1. Reliability strategy

Reliability trials performed as part of this reliability evaluation are in agreement with ST 0061692 and AEC-Q101 rev E specification, as below Test Plan. For details on test conditions, generic data used and specifications references, refer to test results summary in section 3.

#### 1.2.2. Test Plan

#	Stress	Abrv	Reference	Data type	Comments
1	Pre and Post-Stress Electrical Test	TEST	User specification or supplier's standard Specification	Y	
2	External Visual	EV	JESD22B-101	Y	
3	Pre-conditioning	PC	JESD22A-113	Y	
4	Temperature Cycling	TC	JESD22A-104	Y	
			DMS 0061692		
5	Environmental Sequence	ES	Annex1	Y	

#### 1.3. Conclusion

All reliability testes have been completed with positive results. Neither electrical nor parametric rejects were detected at final electrical testing.

The CSAM and TSAM result are acceptable for H2PAK.

#### 2. Product Characteristics

#### 2.1. Generalities

#### 2.1.1. Test vehicle

#### STH270N8F7-6(R2(4\*OD8L8B2)



#### STH270N8F7-2, STH270N8F7-6, STP270N8F7

Datasheet

N-channel 80 V, 0.0017  $\Omega$  typ., 180 A STripFET F7 Power MOSFETs in an H2PAK-2, H2PAK-6 and TO-220 packages





- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

#### Applications

TO-220

Switching applications

#### Description

These N-channel Power MOSFETs utilize STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.





#### STH315N10F7-6(R2(4\*OD0K5A3)



#### STH315N10F7-2, STH315N10F7-6

2.3 mΩ

Datasheet

180 A

Automotive-grade N-channel 100 V, 2.1 m $\Omega$  typ., 180 A STripFET F7 Power MOSFETs in an H2PAK-2 and H2PAK-6 packages





#### 100 V STH315N10F7-6

- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market Excellent FoM (figure of merit)

  Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

#### Applications

Features

Switching applications

#### Description

These N-channel Power MOSFETs utilize STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



#### STH240N10F7-6 (R2(4\*OD0J8B2)




#### STH240N10F7-2, STH240N10F7-6


Datasheet

N-channel 100 V, 2 mΩ typ., 180 A STripFET™ F7 Power MOSFETs in an H<sup>2</sup>PAK-2 and H<sup>2</sup>PAK-6 packages





- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
  Low C<sub>rse</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness




#### Description

These N-channel Power MOSFETs utilize STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



### 2.2. Pin connection/bonding diagram



# 2.3. Traceability2.3.1. Wafer information

Wafer fab information_OD8L	
Wafer fab name / location	Singapore
Wafer diameter (inches)	8"
Silicon process technology	PMOSFET OFT1
Die finishing front side	NO PASSIVATION
Die finishing back side	Ti-NiV-Ag
Die size (micron)	6340 x 4900
Metal levels/ materials/ thicknesses	Ti/TiN/TiAlCu 6.0um

Wafer fab information_OD0K	
Wafer fab name / location	Catania
Wafer diameter (inches)	8"
Silicon process technology	PMOSFET OFT1
Die finishing front side	TEOS/NITRIDE
Die finishing back side	Ti-NiV-Ag
Die size (micron)	6340 x 4600
Metal levels/ materials/ thicknesses	AlCu/Ti/TiN 6.1um

Wafer fab information_OD0J		
Wafer fab name / location	Singapore	
Wafer diameter (inches)	8"	
Silicon process technology	PMOSFET OFT1	
Die finishing front side	NO PASSIVATION	
Die finishing back side	Ti-NiV-Ag	
Die size (micron)	5600 x 4590	
Metal levels/ materials/ thicknesses	Ti/TiN/TiAlCu 4.5um	

### 2.3.2. Assembly information

<u> </u>						
Assembly information_OD8L & OD0K & OD0J						
Assembly plant name / location	ST SHENZHEN (China)					
Package description	D2PAK					
Lead frame/Substrate	5FT86729					
Die attach material	PREFORM Pb/Ag/Sn 95.5/2.5/2					
Wire bonding material/diameter	RIBBON Al 80x10mils - WIRE Al-Mg D5					
Molding compound material	RESIN SUMITOMO EME7026					
Package Moisture Sensitivity Level (JEDEC J-STD020D)	Moisture Sensitivity 1 ( UNLIMITED at <=30C/85%RH )					

### 2.3.3. Reliability Testing information

Reliability laboratory location   ST SHENZHEN (China)
---

### 3. Tests Results Summary

### 3.1. Lot Information

Lot#	Commercial product	RL code	Diffusion Lot	Trace Code
Lot1	STH270N8F7-6	R2(4*OD8L8B2	VC0496E7	GK21418K
Lot2	STH315N10F7-6	R2(4*OD0K5A3	V5122MXN	GK214144
Lot3	STH240N10F7-6	R2(4*OD0J8B2	VC20510X	GK2140P1

3.2. Test results summary

5.2. Test results summary									
No	Test	Reference	Condition/ Method	Steps	Failure/SS				
INO	Name				Lot 1	lot 2	lot 3		
1	TEST	User specification	All qualification parts tested per the requirements of the appropriate device specification.		0/2000	0/2000	0/2000		
2	EV	JESD22 B-101	All devices submitted for testing		0/2000	0/2000	0/2000		
			Bake 24 hrs@ 125°	ATE	0/154	0/154	0/154		
			С	TSAM	0/40	0/40	0/40		
3 PC	JESD22A- 113	Soak 192 hrs@ 30° C / 60% RH Reflow Profile =J- STD-020D(Tmax= 260°C)	CSAM DIE/LEAD	0/40	0/40	0/40			
4 TC		JESD22A-		ATE	0/77	0/77	0/77		
	TC		$TA = -65^{\circ}C / +150^{\circ}$	TSAM	0/20	0/20	0/20		
	TC	104	C 1000cycle	CSAM DIE/LEAD	0/20	0/20	0/20		
		DMC	TA =-65°C / +150°	ATE	0/77	0/77	0/77		
5 E		0061692 Annex1	C 100cycle	TSAM	0/20	0/20	0/20		
			PPT 96hrs@121°C/ 2Atm	CSAM DIE/LEAD	0/20	0/20	0/20		